



# Reconfigurable Devices in the 21<sup>st</sup> Century


## An Evolutionary Perspective

Steve Trimberger  
Principal Engineer

# FPGA Evolution

- ◆ **Part 1. Environment**
  - Primordial soup, ice ages and global warming
- ◆ Part 2. Development
- ◆ Part 3. Focus on Reconfiguration
- ◆ Part 4. Looking Ahead

# Environment: Evolutionary Pressure




ST 7/18/2001

EHW 2001

Copyright 2001 Xilinx




# The Primordial Soup: Moore's Law



Source: SIA

# FPGAs: Ahead of the Curve

Process Technology Node versus Time




ST 7/18/2001

EHW 2001

Copyright 2001 Xilinx



# Major Process Focus



ST 7/18/2001


EHW 2001

Copyright 2001 Xilinx






# Catastrophism: Major Environment Change in the 90s



# Time to Market: Design Productivity Gap



Source: VLSI Technology




# Alternative Interpretations of the Design Productivity Gap

- 1 Design methodology is falling behind.
  - We must make design more efficient
  - Higher-level capture; better automation
  - Eliminate the “Intelligent Designer”
- 2 The design problem is just too big for one person.
  - We must make design teams effective
- 3 Transistors are cheap.
  - Spend them for something more valuable (like design time)

# Volume Manufacturing

- ◆ Need advanced CMOS process
  - Speed, capacity, cost
  - The most advanced is the simplest: transistors and wires
- ◆ Test is critical
  - Test is cheaper without non-volatile programming (er, how do you test matches anyway?)
  - BIST: leverage reconfigurability to test itself


# Applications Focus



# FPGA Evolution

- ◆ Part 1. Environment
- ◆ **Part 2. Development**
  - The three Ages of FPGAs
  - Market-based Darwinian evolution
  - Extinction events
- ◆ Part 3. Focus on Reconfiguration
- ◆ Part 4. Looking Ahead

# Development: The Three Ages of FPGAs





# The Age of Invention


- ◆ The Pre-Cambrian
  - FPGAs crawl out of the sea (of gates)
  - FPGAs are much smaller than the application problem size
- ◆ The Cambrian Explosion
  - The architecture of the month
  - CLA, LCA, ERA, ACT, xPLD, TC, ORCA, CAL, CL, QL, Am, AT, CLi, CP, GF, MPA, ...

# The Tertiary Period


Mass extinctions in the mid 10s  
Xilinx: 8100, 620, 470, ...  
Plessey, Toshiba, ...

We were  
process  
multi


# The Age of Expansion



# The Age of Expansion




# On-chip Performance Improvement



***Dramatic improvement for “hands-off” design***



# 50 Million System Gates in 2005!




\* assumes 25% of CLBs used as RAM  
ST 7/18/2001

EHW 2001


Copyright 2001 Xilinx



# The Age of Accumulation



# The Age of Accumulation



# Evolutionary Pressures in the 21<sup>st</sup> Century

- ◆ Moore's Law
  - Continues for the foreseeable future
- ◆ Volume Manufacturing
  - Special structures for test and verification
- ◆ Time to market
  - Board-level systems issues
  - Signal integrity
  - How to use all the stuff?
  - Verification
- ◆ Applications demands
  - Power, signal integrity, reliability, speed


# FPGA Evolution

- ◆ Part 1. Environment
- ◆ Part 2. Development
- ◆ **Part 3. Focus on Reconfiguration**
  - What is its survival advantage?
  - How are environmental pressures affecting it?
- ◆ Part 4. Looking Ahead



# Reconfiguration Evolution

Supporting Process Technology and  
Volume Manufacturing

- 
- The diagram illustrates the evolution of reconfiguration in FPGAs. It features a large yellow rectangle containing two colored areas: a light green area on the left labeled 'Design A' and a pink area on the right labeled 'Design C'. A vertical green and white striped bar, labeled 'Fixed Bitstream', separates the two designs. Arrows indicate the flow of configuration data: a blue arrow points from Design A to the Fixed Bitstream, and a red arrow points from the Fixed Bitstream to Design C. Below the diagram, a list of bullet points describes the evolution of reconfiguration modes.
- ◆ XC4000X
    - Parallel configuration modes
  - ◆ Virtex
    - Partial configuration
  - ◆ Virtex-II
    - Bitstream security with encryption
    - Internal configuration access
  - ◆ ??
    - Addressable configuration
    - Contention-free partial reconfiguration

# So What Happened to Rapid Reconfiguration?


- ◆ Not a competitive advantage in the 1990s
  - Configuration times were not fatally long
  - Very-high-speed configuration logic (ns) took too much space
  - Moderate-speed reconfiguration (microseconds) had marginal benefits
  - There were other ways to get done the tasks that were addressed by reconfiguration
  - Software was not in place to exploit it
- ◆ Bigger FPGAs simply out-competed rapidly-reconfigurable devices

# What is Changing?

- ◆ Volume Manufacturing
  - Test time is dominated by configuration time
  - Configuration time scales with gate count
  - ⇒ Test time is getting long.
- ◆ Process Technology
  - Configuration architecture is changing as process technology causes long wires to be problematic
- ◆ Applications
  - High-speed, low C interconnect circuits

# Applications and Time to Market

## The Window of Innovation



# FPGA Evolution

- ◆ Part 1. Environment
- ◆ Part 2. Development
- ◆ Part 3. Focus on Reconfiguration
- ◆ **Part 4. Looking Ahead**
  - A peek at the *end* of the 21<sup>st</sup> century




# FPGA 2100

Line Width	100 pm
Wafer Size	2m
Die Size	25 cm <sup>2</sup>
Transistor Count	2.5 x 10 <sup>14</sup>
FPGA Gate Count	1 B
Design Speed	60GHz
Power	200 KW
Fab Cost	\$1T
Mask Set Cost	\$1B
Design Time	5 <i>centuries</i>

# Nanotechnology

- ◆ **Moore's Law will run out someday**
  - New technology needed
- ◆ **Nanotechnology**
  - Molecules as wires and switches
  - Very small
  - Very low power
  - Very cheap
  - Absolutely unmanufacturable with the quality levels needed to build  $10^{10}$  devices
  - Nanotechnology systems will need



# In Summary

- ◆ Environment pressure from process technology, volume manufacturing, applications and time-to-market
- ◆ Reconfiguration has been driven by process technology and manufacturability, not by applications
- ◆ Reconfiguration is now required for new models of delivery of functionality



# So, what will be the fourth Age of FPGAs?